Abstract. This paper presents a novel variable-gain inductorless
Introduction
Due to the demand for faster data transmission speeds for optical communication, it is increasingly important to research on improving the different circuit blocks in the transmitter and receiver systems. The first circuit block in the receiver is the transimpedance amplifier (TIA), which determines many parameters such as the bandwidth, sensitivity and dynamic range of the entire receiver system [1] and thus is the most critical block in the system.
SONET OC-192 [1] is an important high-speed standard for digital communication. This is because it allows low-cost 850 nm wavelength vertical cavity surface emitting lasers (VCSEL) to be used to emit signals [2] . There are two pressing issues in TIA designs today. Firstly, a critical tradeoff occurs between the gain and bandwidth. Most researchers try to increase the transimpedance limit curve outwards with a high gain and high bandwidth in their designs [3] . The main cause of a limited bandwidth is due to the capacitive load from the photodiode, electrostatic discharge (ESD) protection and pads (grouped together as C pd ) at the TIA input which lowers the dominant pole frequency andreducesthe bandwidth. Thus this paper has come up with an effective way to isolate the input capacitance from affecting the bandwidth.
Secondly, there is a limited dynamic range for the input signal. Dynamic range refers to the ratio between the maximum to minimum input photocurrent suitable for the optical receiver [4] . A large dynamic range is desired because there is a large variation in received optical signal power [5] and to prevent saturation [4] . The lower limit is fixed by the sensitivity of the TIA, which is determined by the noise, while the upper limit is determined by the distortion and nonlinearity of the large input signal usually because of the voltage headroom issue [4] . This paper solves the issue of the upper limit by devising an innovative variable gain design that is adaptive to the input signal strength. Thus when the input signal increases beyond a limit, the gain would proportionally decrease while maintaining the bandwidth. This paper hasconsidered inductorless design techniques because on-chip spiral inductors require a larger area [2] and results in higher crosstalk that degrades performance [6] .
Regulated Cascode (RGC) TIA The RGC design shown in Figure 1 is common because of its low input impedance as compared to a conventional CG (common-gate) input stage [7] . The photodiode current signal goes into both the input of a CG and a CS (common-source) amplifier, with the CS output fed back to the gate of the CG transistor. This results in the input impedance lowered to 1/g mn1 (1 + g mn2 R 2 ) instead of 1/g mn1 for the CG itself. A lower input impedance of the RGC allows better isolation of the input capacitive load [6] .
Transimpedance gain is calculated as [7] :
(1)
Where C o ≈ (1 + g mn1 /g mn2 )C gdn1 + C dbn1 and C amp is capacitive load of the subsequent amplifier stage
The zero frequency transimpedance gain Z T (0) and its input impedance Z in (0) are calculated as [7] :
For the 2 poles that are calculated, the pole in (2) is determined at the input node V in and the pole in (3) is determined at the output node V rgc . Although the input impedance is reduced, the input pole (2) is still the dominant pole due to the large capacitive load C pd .
Automatic Gain Control (AGC)
An AGC circuit has an active and inactive mode. During the inactive mode, there is no change in the gain and bandwidth as input signal increases. However, in the active mode, the AGC circuit lowers the gain in an automatic and proportional manner. Hence this increases the dynamic range by raising the input signal upper limit [4] . This allows larger input signals into the TIA without being distorted by the voltage headroom issue at the last gain stage with the largest amplification. As shown in Figure 2 , the 2 main methods of varying gain are to vary the close-loop resistor R F or to vary the open-loop resistor R L [5] . The variable resistors are created by transistors biased in the linear region with varying input gate voltages [9] .
Varying the Close-loop Resistor R F
R F refers to the feedback resistor across a negative gain stage and is a direct contributor of the gain of a shunt-shunt feedback TIA. If sufficiently large, the gain at zero frequency is equivalent to R F [10] . When R F is reduced, the amount of feedback current is increased and thus increases gain loss of the open-loop amplifier.
In an AGC circuit, as the input signal increases till the upper limit, R F should be slowly reduced in order to reduce the gain. Hence R F is implemented using a PMOS/NMOS transistor that has a varying V gs that decreases/increases respectively.
Varying the Open-loop Resistor R L
R L refers to the load resistor of a common-source amplifier stage that contributes to the gain of that stage. The ideal gain of a common-source stage is taken to be -g m R L . Thus reducing the resistance directly reduces the gain of the stage. Both variable R F and R L are used in the design as they have complementary advantages explained later.
Proposed TIA Preamplifer Stage Design
The proposed RGC TIA preamplifier design is the same as that previously presented in [11] .
The RGC stage has 2 additional bandwidth-enhancing techniques that increase the isolation of C pd from bandwidth determination, the first being a cascode transistor M n3 and second being a parallel PMOS M p1 toR 2 and M n3 as shown in Figure 3 . With an additional parallel PMOS M p1 , the CS amplifier formed by M p1 and M n2 provides a greater transconductance g mn3 ||(g mn2 + g mp1 ) for the feedback transistor M n2, henceloweringthe input impedance and isolating C pd . The dominant pole shifts from pole (2) to (3), hence increasing the bandwidth [12] .
The input impedance of the preamplifier stage:
The bandwidth after addition of parallel PMOS:
Where C amp is the input capacitive load of the subsequent amplifier stage transistors C amp = C gdCS1 + C gsCS1 + C gdRF1
Cascode Transistor M n3 C gdn1 and M n2 Miller effect in RGC also restricts the bandwidth as shown in (7). A cascode transistor M n3 is added between the drain of the CS M n2 and the gate of the CG M n1 and with a gate voltage of 0.5 V. This aidsin overcoming the Miller effect (1 + gmn1/(gmn2 + gmp1)Cgdn1 and lowers the influence of C gdn1 on the bandwidth of the dominant pole [13] .
Combined Gain and BW of Proposed TIA Preamplifier
Gain and bandwidth of Preamplifier Stage at V rgc from I in : 
Although the bandwidth equation is similar to [13] , this proposed design has better isolation due to M p1 that ensures that the dominant pole of the design follows (11) more closely than [13] .
Proposed TIA Amplifier Stage Design
The proposed TIA amplifier design consists of 3 CS stages withan active interleaving feedback and an additional AGC function over that previously designed by the authors in [11] . The amplifier stage is necessary in order to increase the gain from the RGC output since the signal is still too small for subsequent stages. The amplifier stage shown in Figure 4 . There are 2 main innovative techniques in the amplifier stage. Firstly, an interleaving feedback transistor M fb1 helps to increase the bandwidth. Secondly, there is an adaptive gain circuit using variable feedback resistors M F1 , M F2 and M L .
There are several factors that contribute to poles in the amplifier stage. Firstly, each CS has a pole contributed by the load resistor and capacitance of the subsequent stage. Secondly, M fb1 contributes to the pole of the combined first and second stages. Thirdly, M F1 , M F2 and M L contributes to the poles of the first, second and third stages respectively. We calculated the contributed poles of the 2 innovation techniques separately and then combined them together.
Active Interleaving Feedback Transistor M fb1
The 1 CS feedback in between [14] which is M fb1 creates an active feedback loop A fb1 . An advantage of using active over passive feedback components is that there is less process variation during manufacturing [15] . Calculating the contribution of A fb1 alone first, it generates a high frequency peaking caused by the introduction of a zero that helps increase the bandwidth and can be calculated as in [15] :
Gainat V CS2 from V rgc when accounting for only M fb1 could be estimated similar to [14] 
Where A 1 = g mCS1 R CS1 , A 2 = g mCS2 R CS2 and A fb1 = g mfb1 R o,rgc with R o , rgc being the output resistance of the previous RGC stage into the first amplifier stage CS and where C o,CS1 = (C gdCS1 + C gsCS2 + C gsRF1 + C gdRF2 ), C o,CS2 = (C gdCS2 + C gsCS3 + C gdfb1 + C gsfb1 + C gsRF2 + C gdfb1 + C gsfb1 ) and C o,rgc = (C gdRF1 + C gdCS1 + C gsCS1 + C gdfb1 ) which are defined as the load capacitances to V CS1 , V CS2 and V rgc respectively.
AGC Variable Transistors R F1 , R F2 and R L
A good AGC design would incorporate both varying R F and R L that would complement each other. A previous implementation in [5] controls both digitally. However, because it is a 6-bit binary control, it requires 6 parallel PMOS transistors in an array for varying both R F and R L , which increases chip area. In addition, this also requires an additional analog-to-digital converter (ADC) circuit.
The AGC circuit which is fully analog controlled contains 3 variable resistors R F1 , R F2 and R L that are controlled by the same input voltage V PD from a peak detector circuit, which provides an increasing dc voltage from 1.2 V to 1.75 V as the small-signal current input from the photodiode increases from 0.2 µA pp to 600 µA pp , which is within the input current range from photodiodes [5] . R F1 and R F2 are closed-loop NMOS variable resistors across the first CS and second CS stages respectively, while R L is an open-loop PMOS variable load resistor of the third CS stage. NMOS resistors are used for R F1 and R F2 because of the output voltage of the peak detector that bias the gate, while an additional CS stage consisting of M RL1 and R RL1 flips the input signal to bias the PMOS R L , which is preferred over NMOS due to the constant biasing source voltage of V DD .
The gain and bandwidth of each node in the amplifier stage (V CS1 , V CS2 and V CS3 ) can be calculated with the simplification of the active feedback loop A fb1 not taken into consideration.
Gain at V CS1 from V rgc :
3 ≈ Gain at V CS2 from V CS1 :
Where R F2 = r dsRF2 of M RF2 and R CS2 ||R F2 because both are connected to V CS2 and taken to have approximately the same voltage dc voltage across for easy calculation.
Although gain shown in (17) and (19) decreases as R F1 and R F2 decreases respectively, the bandwidth decreases instead of increasing due to the increase in parasitic C gd and C gs of these transistors which contribute to C o,CS . Thus a compensation technique is used by adding the variable R L as well. Since R L is parallel to R CS3 , the gain of that stage is equivalent to -g mCS3 (R CS3 ||r dsRL ).
Gain at V CS3 from V CS2 :
Where
As shown in (21), when R L decreases the gain also decreases. The bandwidth will increase, which compensates for the decrease in bandwidth caused by the decrease in R F1 and R F2 . This creates a nearly constant bandwidth no matter the variable gain of the AGC and ensures that it works properly. 
Where C buffer is the load capacitance of the next stage which is the buffer. The bandwidth of the Amplifier stage is taken to be the bandwidth of the third CS stage as it is the limiting stage.
Combined Gain of Entire Proposed TIA
Gain at V CS3 from I in : = × (24) The buffer stage after the gain stage is a source follower with resistive load that acts as a voltage buffer to match to 50 Ω. In Figure6(a), when C pd is increased from 0.25pF to 2.5pF (1000%), the gain remains constant and bandwidth decreases from 4.3 GHz to 2.65 GHz (drop 38.4%). The maximum peak of 1 dBΩ occurs at C pd = 0.75pF. In Figure 6 (b) not only is the bandwidth at C pd = 0.25 pF higher (by 0.78 GHz), it alsodrops more slowly compared to the standard RGC input stage (with identicalcomponent parameters) with a gain of 61.35dBΩ (0.87dBΩ difference). Hence this demonstrates great resilience to input capacitance variation and input capacitance isolation of the bandwidth enhancing techniques.
Results and Discussion
A standard figure of merit (FOM) calculated as (25) is used to compare with other recent AGC TIA designs in Table 1 As shown in Table 1 above, the proposed design has a better FOM compared with other recent papers. Firstly, the gain range of 16.82 dBΩ which is the second highest proves that the proposed variable R F1 , R F2 and R L design is effective. Secondly, bandwidth of 4.3 GHz is also the second highest which proves the proposed bandwidth enhancing techniques in the RGC input stage and AGC amplifier stage. Thirdly, the core dc power of 7.72 mW is also the second lowest. There are several advantages of the proposed design. Firstly, as shown in Table 1 , the proposed design provides reasonable gain and bandwidth for a low power consumption. Secondly, due to the isolation of the input capacitance C pd , the design allows a large variation of C pd without much bandwidth loss. Thirdly, the design utilizes an innovative gain variation technique while maintaining bandwidth. Lastly, the design is fully analog controlled without any analog-to-digital converter (ADC) and digital control components for the AGC. It also has no inductors. Thus these factors help to ensure a small chip size.
Conclusion
This paper showsan inductorless variable-gain RGC TIA design using GlobalFoundries 0.18-µm CMOS technology. Not only does it have new bandwidth enhancing techniques that protectsthe large input capacitive load from bandwidth determination, it also has a novel method of varying the gain by maintaining a high bandwidth.
